Introduction
In recent years, dual-inverter systems feeding open-ended winding induction motor drives have gained interest because they present several advantages when compared to a standard wye or delta connected induction machine drives. The main features of an open-winding induction machine drive can be summarized as [15] : each inverter is rated at half the machine power because power is supplied to the machine from both winding ends; each phase stator current can be controlled independently; possibility to have twice the effective switching frequency depending on the modulation strategy; extensibility to more phases [1] , [3] leading to a phase current reduction; possibility of reducing common-mode voltage [5] ; and certain degree of fault tolerance because of the voltage space vector redundancy.
However, an open-ended winding induction machine drive can have some drawbacks, such as [15] :
possibility of zero sequence current flowing in the machine because of the occurrence of zero sequence voltage when a single DC supply is used [9] ; increased conduction losses; higher complexity in the power converter, i.e. more power devices, circuit gate drives, etc. Direct-link converters or matrix converters [14] , have the distinctive advantages of bidirectional power flow capability, low distorted input currents with small passive input filter and do not require bulky energy storage elements. Moreover, when these converters are used to feed open-ended winding AC machines up to 1.5 times the input phase voltage can be produced across the machine phase windings [12] . In this paper an open-ended winding induction machine supplied by a twooutput Indirect Matrix Converter (IMC) is presented. A Space Vector Modulation (SVM) strategy which eliminates the output zero sequence voltage is shown. Moreover, the capability of the input rectifier to produce different virtual DC voltages is exploited [8] , [10] . If the virtual DC voltage is reduced, then commutations of the output Voltage Source Inverters (VSI's) can take place at lower voltages, thus reducing commutation losses. Therefore, input stage modulation is used to increase or decrease the DC voltage, depending on the machine operating conditions. Special care is paid in order not to cause over modulation. The technical feasibility of the proposed topology, modulation strategy and control algorithms is thoroughly validated by means of PSim simulations, considering a V/f controlled induction machine. Experimental results are also presented using a 2 kW machine.
Power converter topology
The IMC, also known as a direct two-stage power converter, shows similar performance as the standard MC in terms of low distortion input currents, bidirectional power flow and number of devices (18 IGBTs and 18 diodes). The topology is similar to an AC/DC/AC conversion system using two back-to-back VSI converters but without including the bulky capacitors in the DC link. The scheme considers a 3-to-2 matrix converter, a current rectifier converter, at the converter input (the input stage) and a standard VSI at the converter output (the output stage). The IMC could be seen as an extension of early work carried out in the area of developing AC/DC/AC power converters without DC link capacitors [2] , [4] , [6] , using either GTO thyristors or IGBT's to implement unidirectional switches. In those cases, the application of PWM strategies generates input current waveforms similar to the ones obtained in diode rectifier with smooth DC link current. Hence, the input current harmonic content is better than the scheme with a DC link capacitor and input diode converter, but low order harmonics, e.g. 5th and 7th order harmonics, are still present. These low order harmonics can be eliminated if fully bidirectional switches are used in the input rectifier, as it is the case of the IMC, see Fig. 1 . In this topology the rectifier provides the DC voltage to the dual-inverter system outputs and is usually controlled to operate with unity displacement power factor at the input. The output of the IMC consists of two standard VSI's. Each inverter can produce eight space voltage vector locations independent of the other, resulting in a total of 64 voltage vector combinations, similar to a three level Neutral Point Clamped (NPC) inverter [13] . The open-end winding machine is connected between both VSI outputs. The space vectors for inverter 1 are shown in Table 1 ; the same space vectors are valid for inverter 2 but with superscript 2. 
Modulation for the input stage of the IMC
The modulation for the input (rectifier) stage of the converter aims to obtain a positive DC link voltage in each sampling period and unity displacement factor at the input [7] . Moreover, the duty cycles used in the switching pattern should create sinusoidal currents at the converter input. Two different SVM strategies can be used in the rectifier [8] In order to obtain unity input displacement factor, the current reference vector is aligned with the vector corresponding to the converter input voltage. Hence three phase signals, corresponding to the converter input voltages, are used in the modulation strategies for the input rectifier.
Modulation strategy for maximum DC voltage
To maximize the DC link voltage, the sectors defined in Fig 
where is the DC link current and ( , = , , ) are the duty cycles for the input stage devices, with the first letter denoting the phase of the upper closed switch and the second letter the phase of the lower closed switch.
From (1)- (3) for Sector I the duty cycles are:
Because the zero current vectors are not used, the duty cycles need to satisfy the following relationship:
which implies, from eq. (4), that = . Then the duty cycles are given by
For unity displacement factor, the reference input currents are in phase with the phase input voltages, therefore the duty cycles of eq. (6) can be rewritten as:
with = 2 , where = 50 is the supply frequency. Considering the sector angle of the reference vector , and defining = and = then [10] Error! Reference source not found.:
and defining
eq. (9) can be rewritten as:
This result in a variable average DC voltage in each sampling time, given by:
where , is the RMS line-to-line input voltage.
Further details about this modulation strategy can be found in [7] , [10] .
Modulation strategy for reduced DC voltage
If a reduced DC link voltage is required, the sectors defined in 
= −
Considering (13)- (15), the duty cycles for Sector I are:
Moreover, as the zero current vectors are again not used:
and with (16) and (17), the DC current can be obtained:
Then, the duty cycles for Sector I are:
To obtain unity displacement factor at the converter input, (20) can be rewritten as:
Considering the reference vector angle , then defining = and = then:
the duty cycles and are given by (11) .
In this case the variable average DC voltage is given by [7] , [10] :
Further information about this modulation strategy can be found in [7] , [10] . 
Modulation for the output stages of the IMC
In an open-ended winding machine fed by two independent and isolated voltage sources there will be no zero sequence current circulation; however, further hardware is needed which increases the cost and volume of the drive. On the other hand, the topology proposed in this paper could produce the circulation of zero sequence currents because of zero sequence voltages applied to the machine phase winding. However, zero sequence voltages can be eliminated or reduced by using a suitable modulation strategy.
In general, the zero sequence voltage at the machine terminals can be defined as:
where 1 2 , 1 2 and 1 2 are the instantaneous machine phase voltages. Since the output phase voltage ℎ, can be obtained as:
where 1 and 2 ( = , , ) are the phase switching functions of inverter 1 and inverter 2, respectively, and is the DC link voltage, the output zero sequence voltage can be expressed as:
Thus, in order to make = 0, the following relationship must be satisfied:
Therefore, in order to eliminate the instantaneous zero sequence voltage in the load is necessary and sufficient to have the same number of upper (or lower) switches closed on both output inverters at every switching period.
The dual-inverter topology can produce 64 space voltage vectors locations. It can be found that there are two different but totally equivalent sets of active vectors which do not produce zero sequence voltages [11] ; these sets are given in Table 2 A representation of the locus formed by the space vectors producing null is shown in Fig. 7 where it can be seen that the hexagon is divided into six sectors and among the eight null vectors available, only six are finally used (three null vectors per set) in order to reduce the commutations in a period [12] . Moreover the null vectors should be mapped depending on the sector information [12] ; the mapping is shown in Table 3 . 
with ̂ the peak value of the output reference voltage and ̅ the average value of the DC link voltage (see (12) and (25)). Therefore, the eq. (31) can be rewritten as:
where is √3 2 ⁄ or 1 2 ⁄ depending on the modulation used for the input rectifier. Defining a constant modulation index as:
The duty cycles for the output stages result in:
To obtain a correct balance of the input currents and the output voltages in a switching period, the modulation pattern should produce all combinations of the rectification and the inversion switching states [7] , resulting in the following duty cycles for the active vectors:
The total zero vector duty cycle is:
and the combined zero vector duty cycles:
The duty cycles are the same for both output stages of the power converter and considering the vectors of Set 1 (see Tables 2 and 3) , the switching sequence of each sector is given by Table 4 . 5  2  1  2  3  2  5  2  5  2  3  2  1  2  5  2  3  2  3  2  3  2  3  2  3  2  3  2  3  2  3  2 It can be noted in Table 4 that in each sector one inverter keeps clamped in a switching state while the other inverter commutates. This allows reducing the switching losses of the IMC output stages.
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On the other hand it is worth stressing that the input stage has zero current soft switching for almost negligible input stage switching losses.
Simulation results
The modulation strategies proposed have been simulated using PSim/Matlab. The simulation has been
performed for an open-end winding induction machine fed by a two-output IMC with open loop V/f control strategy. Table 5 shows the simulation parameters and Fig. 8 shows the modulation and control system. The input currents are shown in Fig. 15 (top). The distortion occurring every 60° is lower than when operating with reduced DC voltage. The input displacement factor is unity as can be seen in Fig. 15 (bottom). Regarding the input filter of the power converter and the − parameters given in Table 5 , the cut-off frequency is given by: Therefore, as the switching frequency of the power converter is 10 kHz, the high order harmonics of the rectifier input current shown in Fig. 16 (top -green waveform) are appropriately filtered out, as can be noted from the supply current shown in Fig. 16 (bottom) . The filter capacitor voltage is also shown in Fig. 16 (top -blue waveform) . Finally, Fig. 17 shows the zero sequence voltage which is eliminated for both rectifier modulation strategies, because it depends only on the modulation for the output inverters (see section 4). 
Experimental results
Preliminary experimental results for open-loop operation have been obtained using the system shown in Fig. 18 . A six-pole induction machine rated at 2 kW is used. A DSP board, based on the TMS320C6713 processor, is used as the control platform. The calculation of duty cycles is carried out on the DSP among several other tasks. An interface board, based on an FPGA, is used to implement the modulation strategies and data acquisition. Communication between the DSP and a PC is achieved using a DSK6713HPI (Host Port Interface) daughter card. The converter input stage uses SK60GM123 modules and the output stages use SK35GD126 modules. The switching frequency and the sampling frequency of input voltages, is 10 kHz. Voltages and currents have been measured using a Yokowaga DL850 ScopeCorder, using four two channel, 12 bit, high speed 100Ms/s modules for voltage measurements and two 12 bit, two channel, 10Ms/s modules for current measurements.
The experimental setup parameters are shown in Table 6 . A transition between reduced and maximum DC link voltage is shown in Fig. 19 (top) . The corresponding output phase voltage is shown in Fig. 19 (bottom) . For 50 Hz operation, the rectifier is modulated to obtain maximum DC voltage. In this case the voltages of the three machine windings are shown in Fig. 20 while Fig. 21 shows the zero sequence voltage produced (calculated by (26)). As can be noted, the zero sequence voltage is not exactly zero but this is probably due to the measurement procedure because not all of the channels are sampled at the same time and because in the simulation system the switches are considered ideal. The converter output currents (machine phase currents) are shown in Fig. 22 resulting in similar waveforms compared to the simulation results (see Fig. 13 ). On the other hand, the output stages are modulated via a space vector modulation strategy which eliminates the zero sequence voltage in the load by using only certain voltage vectors. Simulation and experimental results have been shown verifying the feasibility of the proposed drive.
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